Skip to content
 
F4PGA Verilog to XML (V2X) 0.0-612-gcc8bebb documentation Basic logic gates
Type to start searching
    • F4PGA Verilog to XML (V2X) 0.0-612-gcc8bebb documentation
    • Examples
    • web SymbiFlow Website
    • library_books SymbiFlow Docs
    • chat_bubble Chat
    • campaignAnnouncements
    • mail Mailing List
    • Examples
    • Show Source

    Basic logic gatesΒΆ

    These are some basic logic gates. NOT, AND and NOR are modeled as primitives while XOR is made up of 5 NOR gates.

    • NOT gate
    • AND gate
    • NOR gate
    • XOR gate
    Previous DSP-style block with different modes
    Next NOT gate
    SymbiFlow
    Mailing List
    IRC
    Slack
    © Copyright 2018-2022, F4PGA Authors.
    Created using Sphinx 3.3.0. and Material for Sphinx